Abstract-The effects of paralleling low-current vertical Gallium Nitride (v-GaN) diodes in a custom power module are reported. Four paralleled v-GaN diodes were demonstrated to operate in a buck converter at 1.3 A peak (792 mA rms ) at 240 V and 15 kHz switching frequency. Additionally, high-fidelity SPICE simulations demonstrate the effects of device parameter variation on power sharing in a power module. The device parameters studied were found to have a sub-linear relationship with power sharing, indicating a relaxed need to bin parts for paralleling. This result is very encouraging for power electronics based on low-current v-GaN and demonstrates its potential for use in high-power systems.
INTRODUCTION
GaN is emerging as the next material system enabling higher performance power electronics, with a unipolar Figure  of Merit (FOM) surpassing that of Silicon Carbide (SiC). Rapid progress in growth and fabrication of v-GaN devices has been made in the past few years, with device FOMs exceeding those of SiC ( Fig. 1 ) [1] [2] [3] [4] . Due to the relative immaturity of the technology, the device sizes, in particular the die areas, have thus far tended to be small, which limits their current handling ability. To enable greater power handling in a conversion circuit, it is useful to parallel these small devices within a power module. This necessitates matching device parameters and parasitics to ensure approximately equal power handling by each die. In this work, we report results on the paralleling of multiple low-current GaN PiN diodes to create a power diode module capable of handling greater than 792 mA rms . Additionally, we explore how parameter deviation between individual devices propagates to power handling in the assembled module.
II. EXPERIMENTAL AND SIMULATION RESULTS

A. Experimental Paralleling of Diodes
Four 0.07 mm 2 v-GaN PiN diodes on GaN substrates were fabricated at Sandia National Laboratories (SNL) [4] via metaloxide-chemical-vapor deposition. These devices were characterized and found to have less than 20% deviation in forward current at 3.4 V forward bias. All four devices were packaged in parallel in a low-inductance 3D-printed package [5] . The composite device was verified to have a breakdown voltage of 821 V (Fig. 3 ) with forward IV characteristics that indicate proper functioning of the paralleled diodes (i.e. the forward current of the paralleled devices is the sum of the individual device forward currents). To test the dynamic switching and current-carrying capabilities of the parallel diodes in a relevant circuit application, a buck converter test setup was utilized. The paralleled v-GaN diodes were packaged together as a module in the buck converter, while an EPC GaN HEMT [6] (300 V, 6 A) was used as the semiconductor switch; see Fig. 2 . It is noted that the current was measured using a precision low-inductance 1Ω sense resistor. The voltage shown in Fig. 4 is thus equivalent to the current in the device D i .
The buck converter test assembly was operated at 15 kHz with a source voltage of V src = 240 V (limited by the HEMT) and a duty cycle of 49.7%. An oscilloscope reading of the diode current (via a 1:1 current transducer) is shown in Fig. 4 and demonstrates continuous operation of the composite part with a peak current of 1.3 A (792 mA rms ). The peak current through the diode module (1.3 A) was limited by the current rating of the inductor utilized in the buck converter, and, consequently, the diodes could not be run until failure. However, it does demonstrate non-negligible current handling by small-area v-GaN devices that have been parallelconnected in a package.
To ensure equitable current sharing, these parts were characterized and binned to minimize the differences in forward conductor current at a given voltage. However, it is unknown to what extent variations in forward conduction will affect module power handling and, therefore, limit system performance.
B. SPICE Model of GaN Diodes
To better understand how parameter variation in diodes affects efficient current sharing (and, therefore, how closely devices must be binned in order to ensure power module and system performance), a SPICE simulation was created of a 600 V to 3 kV boost converter operating at 3 kW and 100 kHz. The conducting diode in this boost converter utilized 3 sets of parallel diode models as shown in Fig. 5 . Therein, each diode model was composed of an ideal diode, series resistance, series inductance, and parallel capacitance; values are given in Fig. 6 . The parameters of the default SPICE model were then altered to best match the measured IV curves for all measured temperatures.
The SPICE model for a diode is based on the ideal Shockley diode equation (1):
where I s is the saturation current, V d is the voltage drop across the diode, n is the diode emission coefficient (also known as the ideality factor) and V t is the thermal voltage [7] . The default model for a diode in SPICE is defined for a standard Si p/n diode and has a turn-on voltage in the vicinity of 0.7 V. In order to match the characteristics of a GaN diode, with a voltage turn-on much greater (>3V), significant deviations from the default are necessary. In the Shockley diode equation, the two methods of increasing the turn-on voltage are to alter the saturation current value or the emission coefficient value. Increasing either of these values will move the knee of the diode IV curve out to higher voltages.
Altering the saturation current is more physically meaningful as the diode emission coefficient (n) is related to the method of carrier transport: n~1 indicates that the majority of current is due to diffusion of carriers while n~2 indicates recombination current [8] . Typically, n > 2 in well-behaved diodes indicates a non-ideal p/n-junction and/or the presence of additional non-ohmic barriers to extended defect regions within the p/n-junciton. Additionally, the value of n is heavily influenced by applied forward voltage, with the ratio of recombination to diffusion current increasing as applied voltage increases.
With its much higher bandgap, the room temperature saturation current of a typical GaN LED is in the region of 10 -29 A [9] to as low as 10 -34 A [8] . However, pSPICE will only recognize I s values greater than 10 -30 A, which may not be sufficient to describe the elevated voltage turn-on of WBG devices. Therefore, in order to describe the forward IV curves of the SNL GaN diodes, both I s and n had to be increased above the default Si values. The relevant parameters to obtain a best-fit match for temperatures between 20°C and 150°C are shown in Table 1 . The match between experimental IV curves of an SNLfabricated v-GaN device (solid lines) and the SPICE model (dotted lines) are shown in Fig. 7 for measurements at 25°C and 150°C. The SPICE model matches well to the experimental data for all the measured temperatures from 25°C to 150°C. There is a noticeable change in slope in the experimental curves (~2.9 V at 25°C and ~2.7 V at 150°C) that is not reflected in the SPICE models. This change in slope is most likely due to a significant change in the diode emission coefficient (n) as the primary carrier transport changes from diffusion-dominated to recombination-dominated. This sort of regime change is not easily replicated in a single-diode model with a constant value for n. 
C. Monte Carlo Simulations of paralleled v-GaN diodes
Monte Carlo simulations using pSPICE were carried out using the boost converter and diode models described in Section B. The effect of different binning thresholds for the devices was investigated by varying the values of series resistance, parasitic LC product, and turn-on voltage for each of the three diodes. For each parameter, 175 simulations were carried out. The parameters of each of the three diodes wired in parallel were independently assigned values with a continuous uniform distribution assuming a binning envelope (e.g. parameters within 10% of nominal values in Section B).
The effect of parameter variation on current sharing of the diodes was determined by calculating the time average power dissipated in each diode (ideal diode plus parasitics in Fig. 6) during 35 ms of steady state operation of the boost converter with 5 ns transient step sizes (2) .
For each diode, the fractional amount of power dissipated (F i ) was calculated using (3).
The difference between the maximum power fraction and the minimum power fraction was calculated for each of the Monte Carlo runs to quantify the amount of current balance among all the die. The average of this die-to-die power variation was calculated for all runs. Fig. 8 shows the results of the Monte Carlo simulations by plotting the average maximim variation of power sharing as a function of the binning envelope of parameters (e.g. a binning envelope of 20% indicates a maximum parameter variation of 10% from nominal). As can be seen from Fig. 8 , the effect of parasitic variation on power dissipation variability is sublinear. For example, a binning envelope which yields a maximum of 20% deviation in device series resistance (red boxes) yields less than an average of 2.5% in the maximum power dissipation from the die that handles the most current to the die that handles the least. Both series resistance (red boxes) and turn-on voltage (blue diamonds) effects are extremely sublinear. The effect of LC product on die-to-die power variation is the greatest of the parameters studied. For parasitic LC product (green triangles), the relationship between deviation in die parameters and power variaiblity is linear for small variations in LC product (< 20%), but for variations larger than 20% the effect is very sublinear.
The sublinear relationship between parasitic device parameter variation and power dissipation variability indicates that power modules of paralleled die should be relatively robust to parasitic parameter variations, allowing for final systems to operate with relatively liberal variations in parasitic parameters (either due to by manufacturing variations or binning requirements). This is important for the future use of low-current WBG devices as it may allow many devices to be paralleled regardless of the specific parasitic variations in each die.
III. SUMMARY
Historically, v-GaN devices have tended to be small, limiting the magnitude of current that they can handle. In order to increase current carrying capability, it may be necessary to package multiple small devices into power modules with devices wired in parallel. In this case, equitable current sharing between devices is necessary to maximize device performance and reliability.
In this paper, a power module composed of four v-GaN diodes wired in parallel has been demonstrated with both static and dynamic measurements. Static IV curve measurements indicated correct paralleling of the four individual devices. Dynamic measurements were made by operating the diode power module in a 240-to-100V buck converter operated at 15 kHz and 50% duty cycle. In this mode, the power module was able to handle a peak current of 1.3 A (782 mA rms ) without failure. Thus, the maximum current carrying capability of the power module was unable to be determined, as the buck converter could not be operated past its rated current of 1.3 A.
The devices used to fabricate the power module were binned so that voltage turn-on was within a 20% envelope. In order to determine what effect binning individual parts has on total module operation, a SPICE model for GaN diodes operating in a boost converter was constructed. Monte Carlo simulations were carried out measuring variability in die-to-die power handling as a function of binning envelop for turn-on voltage, parasitic LC product, and series resistance. It was found that parameter variation has a sublinear relationship with average die-to-die power variation, with variations in parameters up to 100% resulting in less than 30% die-to-die power variation in the ensembled module. This indicates that the final power module is relatively insensitive to individual device parasitics and device parasitics need not necessarily be perfectly matched to obtain high performance, high currentcarrying power modules.
